

Welcome to the world of JUNCTIONLESS NANOWIRE FETs!

Isabelle FERAIN

Tyndall National Institute
University College Cork




Ireland's EU Structural Funds
Programmes 2007 - 2013

Co-funded by the Irish Government
and the European Union




www.tyndall.ie





- Dynamic power dissipation in present CMOS circuits at frequency, f , supply voltage, V_{DD} and load capacitance C_{load} can be described by:
- Any reduction of power consumption thus requires to *reduce supply voltage*
- V_{dd} scaling is
 - set by the threshold voltage of transistors
 - dependent on the inverse sub-threshold slope (kT/q)
 - limited by short-channel effects


$$P_{dynamic} = C_{load} \cdot V_{dd}^2 \cdot f_{cycle}$$





Courtesy:
Prof. Gerard Ghibaudo (IMEP)

→ *Enhanced coupling between gate and channel*



“1 Gate”





“2 Gates”



“3 Gates”



“Gate-all-Around”



- 👍 Improved L_g scalability
- 👍 Almost ideal sub-threshold slope (60mV/dec) at RT
- 👍 Low drain-to-source current (I_{OFF})

- 👎 Drive current I_{ON}
 - crystal orientation dependence
 - High nano-wire pitch density
- 👎 Source/Drain resistance R_{sd}
 - SEG / Layout optimization needed

Critical Dimensions

- Gate length
- Gate oxide thickness
- Junction Depth



Critical Dimensions

- Nano-wire width
- Junction abruptness

Junctionless nanowire transistors

DEVICE STRUCTURE




Ireland's EU Structural Funds
Programmes 2007 - 2013


Co-funded by the Irish Government
and the European Union





www.tyndall.ie




Hooray!!
No need for source & drain engineering anymore!



J.-P. Colinge et al., *Nanowire transistors without junctions*, Nature Nanotechnology, Vol. 5, No. 3, pp. 225-229, 2010.



The cross-section of the channel must be small enough so that the gate can deplete the heavily doped channel entirely (OFF state)



Junctionless nanowire transistors

CONDUCTION MECHANISM



Ireland's EU Structural Funds
Programmes 2007 - 2013


Co-funded by the Irish Government
and the European Union



www.tyndall.ie


Electrostatic pinch-off:

The cross section is small enough for the channel region to be depleted
($V_D=50\text{mV}$, $N_d>5\text{e}18/\text{cm}^3$)




$$V_G > V_{TH}$$


$V_D = 50\text{mV}$




$V_D = 200\text{mV}$




$V_D = 400\text{mV}$




$V_D = 600\text{mV}$




Channel pinch-off






Channel in Multigate FETs @ $V_G = V_G = 1V$

N^+PN^+
Inversion
Mode



$N^+N^+N^+$
Junctionless
 $N_D = 1 \times 10^{19} \text{ cm}^{-3}$



Junctionless nanowire transistors

MOBILITY




Ireland's EU Structural Funds
Programmes 2007 - 2013

Co-funded by the Irish Government
and the European Union






www.tyndall.ie

N⁺PN⁺
Inversion Mode
 $V_G = V_G = 1V$



N⁺N⁺N⁺ Junctionless
 $N_D = 1 \times 10^{19} \text{ cm}^{-3}$





- L_g and EOT scaling \rightarrow increased E_{eff} in the channel $\rightarrow \mu$ decreases
- Without strain technology the channel mobility in IM/AM FETs would be = or lower than in heavily doped Si

- Thompson S.E. et al., A 90-nm logic technology featuring strained-silicon, IEEE Transactions on Electron Devices, vol.51, 11 (2004) 1790-1797.
- Jacoboni, C. et al., A review of some charge transport properties of silicon, Solid State Electron. 20, issue 2(1977) 77-89.
- J.P.-Colinge et al., Reduced electric field in junctionless transistors, Applied Physics Letters 96 (2010) 073510.

Junctionless nanowire transistors

PROCESS INDUCED-VARIABILITY





Ireland's EU Structural Funds
Programmes 2007 - 2013

Co-funded by the Irish Government
and the European Union





www.tyndall.ie








📖 A. Kranti. Junctionless nanowire transistor (JNT):
Properties and design guidelines.
In: Proceedings of ESSDERC 2010, pp.357-360.



Doping concentration [cm^{-3}]	Statistical number of doping atoms in the channel
1e15	0.002
1e18	2
1e19	20



- Naturally CMOS-toolset compatible
- Switching properties:
 - $SS=80\text{mV/dec}$ and $DIBL=40\text{ mV/V}$ for JNT with $L_g=25\text{nm}$, $W=25\text{nm}$, $T_{\text{SOI}}=10\text{nm}$, $V_d=0.9\text{V}$ (experimentally demonstrated by *CEA-LETI* within FP7-funded project *SQWIRE*)
- Scalability:
 - SS for p-channel JNT ($L_g=3\text{nm}$) is 80 mV/dec



- Manufacturability:
 - JNT suppress the difficulty of fabricating ultra-shallow junctions
 - **SOI thickness control is critical**



- Colleagues:
 - Prof. JP Colinge, N. Dehdashti Akhavan, P. Razavi, S. Das, R. Yu (*Ultimate Silicon Devices Group*);
 - N. Petkov, M. Schmidt (*Advanced Microscopy Facility Group*);
 - L. Ansari, G. Fagas, J. Greer (*Electronics Theory Group*)
 - Prof. G. Ghibaudo (INPG)
- Tyndall's Central Fabrication Facility




www.tyndall.ie

At High Gate Bias:

The saturation current-blocking region is *in the drain*, not in the channel region.




Inversion Mode




ON: Main Current in
Surface Inversion
Channels
OFF: Surface
Subthreshold Current

Accumulation Mode



ON: Small body
current & Surface
Accumulation Channels
OFF: Body
subthreshold current

Junctionless Mode



ON: Large body
current
OFF: Body
subthreshold current